blob: f912e3b413a8c62970d259cd1597afec57cc8c6d (
plain)
1
2
3
4
5
|
{
"Title": "Open Verilog flow for Silego GreenPak4 programmable logic devices",
"Author": null,
"Excerpt": "I've written a couple of posts in the past few months but they were all for the blog at work so I figured I'm long overdue for one on Silic..."
}
|